
Interrupts

Lecturer: Sri Parameswaran Notes by: Annie Guo





CPU Interacts with I/O

Two approaches:

- Polling
 - Software queries I/O devices.
 - No extra hardware needed.
 - Not efficient.
 - CPU may waste processor cycles to query a device even if it does not need any service.
- Interrupts
 - I/O devices generate signals to request services from CPU.
 - Need special hardware to implement interrupt services.
 - Efficient.
 - A signal is generated only if the I/O device needs services from CPU.

Interrupt Systems



- An interrupt system implements interrupt services
- It basically performs three tasks:
 - Recognize interrupt events
 - Respond to the interrupts
 - Resume normal programmed task



Recognize Interrupt Events

- Interrupt events
 - Associated with interrupt signals:
 - In different forms, including levels and edges.
 - Can be multiple and synchronous
 - Namely, there may be many sources to generate an interrupts; a number of interrupts can be generated at the same time.
- Approaches are required to:
 - Identify an interrupt event among multiple sources
 - Determine which interrupts to serve if there are multiple simultaneous interrupts

Respond to Interrupts



• Handling interrupt

- Wait for the current instruction to finish.
- Acknowledge the interrupting device.
- Branch to the correct *interrupt service routine* (interrupt handler) to service interrupting device.

Resume Normal Task



 Return to the interrupted program at the point it was interrupted.

Interrupt Process Control

- Interrupts can be enabled or disabled
- Can be controlled in two ways:
 - Software control
 - Allow programmers to enable and disable selected/all interrupts.
 - Hardware control
 - Disable further interrupts while an interrupt is being serviced



Transferring Control to Interrupt Service Routine



- Hardware needs to save the return address.
 - Most processors save the return address on the stack.
- Hardware may also save some registers such as program status register.
 - AVR does not save any registers. It is the programmers' responsibility to save the program status register and conflict registers.
- The delay from the time the IRQ is generated by the interrupting device to the time the Interrupt Service Routine (ISR) starts to execute is called *interrupt latency*.

Interrupt Service Routine



- A sequence of code to be executed when the corresponding interrupt is responded by CPU.
- Interrupt service routine is a special subroutine, therefore can be constructed with three parts:
 - Prologue:
 - Code for saving conflict registers on the stack.
 - Body:
 - Code for doing the required task.
 - Epilogue:
 - Code for restoring all saved registers from the stack.
 - The last instruction is the return-from-interrupt instruction.

Software Interrupt



- Software interrupt is the interrupt generated by software without a hardware-generated-IRQ.
- Software interrupt is typically used to implement system calls in OS.
- Some processors have a special machine instruction to generate software interrupt.
 - SWI in ARM.
- AVR does NOT provide a software interrupt instruction.
 - Programmers can use External Interrupts to implement software interrupts.

Exceptions



- Abnormalities that occur during the normal operation of the processor.
 - Examples are internal bus error, memory access error and attempts to execute illegal instructions.
- Some processors handle exceptions in the same way as interrupts.
 - AVR does not handle exceptions.

Reset



- Reset is a type of interrupt present in most processors (including AVR).
- Non-maskable.
- It does not do other interrupt processes, such as saving conflict registers. It initializes the system to some initial state.

AVR Interrupts



- Basically can be divided into internal and external interrupts
- Each has a dedicated interrupt vector
- Hardware is used to recognize interrupts
- To enable an interrupt, two control bits must be set
 - the Global Interrupt Enable bit (I bit) in the Status Register
 - Using sei
 - the enable bit for that interrupt
- To disable all maskable interrupts, reset the I bit in SREG
 - Using **cli** instruction
- Priority of interrupts is used to handle multiple simultaneous interrupts

Set Global Interrupt Flag

- Syntax: sei
- Operands: none
- Operation: $I \leftarrow 1$.
 - Sets the global interrupt flag (I) in SREG. The instruction following SEI will be executed before any pending interrupts.
- Words: 1
- Cycles: 1
- Example:
 - sei ; set global interrupt enable
 - sleep ; enter sleep state, waiting for an interrupt





Clear Global Interrupt Flag Syntax: cli

- Operands: none
- Operation: $I \leftarrow 0$
 - Clears the Global interrupt flag in SREG. Interrupts will be immediately disabled.
- Words: 1
- Cycles: 1
- Example:

cli

- in r18, SREG ; store SREG value
 - ; disable interrupts
- ; do something very important here
- out SREG, r18
- ; restore SREG value

Interrupt Response Time



- The interrupt execution response for all the enabled AVR interrupts is basically five clock cycles minimum.
 - For saving the Program Counter (2 clock cycles)
 - For jumping to the interrupt routine (3 clock cycles)

Interrupt Vectors



- Each interrupt has a 4-byte (2-word) interrupt vector, containing an instruction to be executed after MCU has accepted the interrupt.
- The lowest addresses in the program memory space are by default defined as the section for Interrupt Vectors.
- The priority of an interrupt is based on the position of its vector in the program memory
 - The lower the address the higher is the priority level.
- RESET has the highest priority

Interrupt Vectors in Mega2560



Vector No.	Program Address ⁽²⁾	Source	Interrupt Definition
1	\$0000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset, Watchdog Reset, and JTAG AVR Reset
2	\$0002	INT0	External Interrupt Request 0
3	\$0004	INT1	External Interrupt Request 1
4	\$0006	INT2	External Interrupt Request 2
5	\$0008	INT3	External Interrupt Request 3
6	\$000A	INT4	External Interrupt Request 4
7	\$000C	INT5	External Interrupt Request 5
8	\$000E	INT6	External Interrupt Request 6
9	\$0010	INT7	External Interrupt Request 7
10	\$0012	PCINT0	Pin Change Interrupt Request 0
11	\$0014	PCINT1	Pin Change Interrupt Request 1
12	\$0016 ⁽³⁾	PCINT2	Pin Change Interrupt Request 2

Interrupt Vectors in Mega2560 (cont.)

	/		
13	\$0018	WDT	Watchdog Time-out Interrupt
14	\$001A	TIMER2 COMPA	Timer/Counter2 Compare Match A
15	\$001C	TIMER2 COMPB	Timer/Counter2 Compare Match B
16	\$001E	TIMER2 OVF	Timer/Counter2 Overflow
17	\$0020	TIMER1 CAPT	Timer/Counter1 Capture Event
18	\$0022	TIMER1 COMPA	Timer/Counter1 Compare Match A
19	\$0024	TIMER1 COMPB	Timer/Counter1 Compare Match B
20	\$0026	TIMER1 COMPC	Timer/Counter1 Compare Match C
21	\$0028	TIMER1 OVF	Timer/Counter1 Overflow
22	\$002A	TIMER0 COMPA	Timer/Counter0 Compare Match A
23	\$002C	TIMER0 COMPB	Timer/Counter0 Compare match B
24	\$002E	TIMER0 OVF	Timer/Counter0 Overflow
25	\$0030	SPI, STC	SPI Serial Transfer Complete
26	\$0032	USART0 RX	USART0 Rx Complete
27	\$0034	USART0 UDRE	USART0 Data Register Empty
28	\$0036	USART0 TX	USART0 Tx Complete
29	\$0038	ANALOG COMP	Analog Comparator

19

Interrupt Vectors in Mega2560 (cont.)



30	\$003A	ADC	ADC Conversion Complete
31	\$003C	EE READY	EEPROM Ready
32	\$003E	TIMER3 CAPT	Timer/Counter3 Capture Event
33	\$0040	TIMER3 COMPA	Timer/Counter3 Compare Match A
34	\$0042	TIMER3 COMPB	Timer/Counter3 Compare Match B
35	\$0044	TIMER3 COMPC	Timer/Counter3 Compare Match C
36	\$0046	TIMER3 OVF	Timer/Counter3 Overflow
37	\$0048	USART1 RX	USART1 Rx Complete
38	\$004A	USART1 UDRE	USART1 Data Register Empty
39	\$004C	USART1 TX	USART1 Tx Complete
40	\$004E	тwi	2-wire Serial Interface
41	\$0050	SPM READY	Store Program Memory Ready

Interrupt Vectors in Mega2560 (cont.)



_		/			
	41	\$0050	SPM READY	Store Program Memory Ready	
	42	\$0052 ⁽³⁾	TIMER4 CAPT	Timer/Counter4 Capture Event	
	43	\$0054	TIMER4 COMPA	Timer/Counter4 Compare Match A	
	44	\$0056	TIMER4 COMPB	Timer/Counter4 Compare Match B	
	45	\$0058	TIMER4 COMPC	Timer/Counter4 Compare Match C	
	46	\$005A	TIMER4 OVF	Timer/Counter4 Overflow	
	47	\$005C ⁽³⁾	TIMER5 CAPT	Timer/Counter5 Capture Event	
	48	\$005E	TIMER5 COMPA	Timer/Counter5 Compare Match A	
	49	\$0060	TIMER5 COMPB	Timer/Counter5 Compare Match B	
	50	\$0062	TIMER5 COMPC	Timer/Counter5 Compare Match C	
	51	\$0064	TIMER5 OVF	Timer/Counter5 Overflow	
	52	\$0066 ⁽³⁾	USART2 RX	USART2 Rx Complete	
	53	\$0068 ⁽³⁾	USART2 UDRE	USART2 Data Register Empty	
	54	\$006A ⁽³⁾	USART2 TX	USART2 Tx Complete	
	55	\$006C ⁽³⁾	USART3 RX	USART3 Rx Complete	
	56	\$006E ⁽³⁾⁾	USART3 UDRE	USART3 Data Register Empty	
	57	\$0070 ⁽³⁾	USART3 TX	USART3 Tx Complete	

Interrupt Process



- When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled.
- The interrupt routine can set the I-bit to allow nested interrupts
- The I-bit is automatically set when a Return from Interrupt instruction RETI is executed.
- When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.
 - Reset interrupt is an exception

Initialization of Interrupt Vector Table in Mega2560

- Typically an interrupt vector contains a branch instruction (JMP or RJMP) that branches to the first instruction of the interrupt service routine.
- Or simply RETI (return-from-interrupt) if you don't handle this interrupt.

Example of IVT Initialization in Mega2560



.include "m2560def.inc"

.cseg

.org 0x0000	; Reset vector is at address 0x0000
rjmp RESET	; Jump to the start of Reset interrupt service routine
	; Relative jump is used assuming RESET is not far
.org INT0addr	; Addresses of vectors are defined in m2560def.inc
jmp IRQ0	; Long jump is used assuming IRQ0 is very far away
.org INT1addr	
reti	; Return to the break point without handling the interrupt
RESET:	; The interrupt service routine for RESET starts here.
IRQ0:	; The interrupt service routine for IRQ0 starts here. 24



External Interrupts



- The external interrupts are triggered by the INT7:0 pins.
 - If enabled, the interrupts will trigger even if the INT7:0 are configured as outputs
 - This feature provides a way of generating a software interrupt.
 - Can be triggered by a falling or rising edge or a logic level
 - Specified in External Interrupt Control Register
 - EICRA (for INT3:0)
 - EICRB (for INT7:4)

External Interrupts (cont.)



- To enable an interrupt, two bits must be set
 - I bit in SREG
 - INTx bit in EIMSK
- To activate an interrupt, the following must be met:
 - The interrupt must be enabled
 - The associated external pin must have a designed signal asserted.

EIMSK



- External Interrupt Mask Register
 - A bit is set to enable the related interrupt

7	6	5	4	3	2	1	0
INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0

EICRA

- External Interrupt Control Register A
 - For INT0-3
 - Defines the type of signals that activates the external Interrupt
 - on rising or falling edge or level sensed.

	7	6	5	4	3	2	1	0
Ľ	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00
	ISCn1	ISCn0	Description					
	0	0	The low level	of INTn gene	erates an int	errupt reque	st.	
	0	1	Reserved					
	1	0	The falling ed	ge of INTn g	enerates as	ynchronousl	y an interrup	t request.
	1	1	The rising edg	ge of INTn ge	enerates asy	/nchronously	/ an interrup	t request.



EICRB

- External Interrupt Control Register B
 - For INT4-7
 - Defines the type of signals that activates the External Interrupt
 - on rising or falling edge or level sensed.

7	6	5	4	3	2	1	0
ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40

ISCn1	ISCn0	Description
0	0	The low level of INTn generates an interrupt request.
0	1	Any logical change on INTn generates an interrupt request
1	0	The falling edge between two samples of INTn generates an interrupt request.
1	1	The rising edge between two samples of INTn generates an interrupt request.



EIFR



• Interrupt flag register


- A bit is set when an event-triggered interrupt is enabled and the related event on the related INT pin happens.
 - Event-triggered interrupt: signal edge activated.

7	6	5	4	3	2	1	0
INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0

Example 1




• Design a system, where the state of LEDs toggles under the control of the user.



Example 1 (solution)



- Use an external interrupt
 - Connect the external interrupt pin to a push button
 - When the button pressed, the interrupt is generated
- In the assembly code
 - Set up the interrupt
 - Set up the interrupt vector
 - Enable the interrupt
 - Write a service routine for this interrupt
 - Change the display pattern
 - Write the pattern to the port connected to the LEDs



Code for Example 1

```
: continued
       ldi temp, (2 << ISC00) ; set INT0 as falling-</pre>
       sts EICRA, temp ; edge triggered interrupt
       in temp, EIMSK ; enable INT0
       ori temp, (1<<INT0)</pre>
       out EIMSK, temp
       sei
                               ; enable Global Interrupt
       jmp main
EXT INTO:
       push temp
                           ; save register
       in temp, SREG
                             : save SREG
       push temp
                               ; flip the pattern
       com output
       out PORTC, output
       inc count
       pop temp ; restore SREG
       out SREG, temp
       pop temp ; restore register
       reti
```





Code for Example 1

; continued				
main:	; main - does nothing but increment a counter			
ind I fr.	clr count clr temp			
loop:				
	<pre>inc temp ; a dummy task in main rjmp loop</pre>			

Timer/Counters


- Simply binary counters
- Used in two different modes:
 - Timer
 - Counting time periods
 - Counter
 - Counting the events or pulse or something of this nature
- Can be used to
 - Measure time periods, speed, frequency
 - Generate PWM signals
 - Schedule real-time tasks
 - etc.

Timer/Counters in AVR

- In AVR, there are 8-bit and 16-bit timer/counters.
 - Timer 0 and Timer 2: 8-bit
 - Timer 1,3-5 16-bit



8-bit Timer/Counter Block Diagram





8-bit Timer/Counter


- The counter can be initialized with
 - 0 (controlled by *reset*)
 - a number (controlled by *count signal*)
- Can count up or down
 - controlled by *direction signal*
- Those controlled signals are generated by hardware control logic
 - The control logic is further controlled by programmer by
 - Writing control bits into TCCRnA/TCCRnB
- Output
 - Overflow interrupt request bit
 - Output Compare interrupt request bit
 - OCn bit: Output Compare bit for waveform generation



TIMSK0




- Timer/Counter Interrupt Mask Register
 - Set TOIE0 (and I-bit in SREG) to enable the Overflow Interrupt
 - Set OCIE0(A/B) (and I bit in SREG) to enable Compare Match Interrupt




TIFR0

• Timer/Counter Interrupt Flag Register



- When (I=1)&&(OCIE0(A/B)=1)&&(OCF0(A/B)=1), the related Timer/Counter Compare Match Interrupt is executed.
- OCF0(A/B) bit is cleared by hardware when the related interrupt is handled or can be cleared by writing a logic 0 to the flag






TIFR0 (cont.)

• Timer/Counter Interrupt Flag Register



- When (I=1)&&(TOIE0=1)&&(TOV0=1), the related Timer/Counter Overflow Interrupt is executed.
- In PWM mode, this bit is set when the counter changes counting direction at 0x00
- OCF0(A/B) bit is cleared by hardware when the related interrupt is handled or can be cleared by writing a logic 0 to the flag





TCCR0A/B



- Timer Counter Control Register
 - For Timer/Counter0
 - Similar registers for other timers

Bit	7	6	5	4	3	2	1	0	
0x24 (0x44)	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	TCCR0A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
0x25 (0x45)	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	TCCR0B
Read/Write	W	W	R	R	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

TCCR0 Bit Description

- COM0xn/WGM0n/FOC0
 - Control the mode of operation
 - The behavior of the Timer/Counter and the output, is defined by the combination of the Waveform Generation mode (WGM02:00) and Compare Output mode (COM0x1:0) bits.
 - The simplest mode of operation is the Normal Mode (WGM02:00 =00). In this mode the counting direction is always up. The counter rolls over when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bottom (0x00).
- Refer to Mega2560 Data Sheet (pages 118~194) for details.



TCCR0 Bit Description (cont.)

• Bit 2:0 in TCCR0B

Table 16-9. Clock Select Bit Description

	CS02	CS01	CS00	Description							
	0	0	0		No clock source (Timer/Counter stopped)						
	0	0	1		clk _{I/O} /(No prescaling)						
	0	1	0		clk _{I/O} /8 (From prescaler)						
	0	1	1		clk _{I/O} /64 (From prescaler)						
	1	0	0		clk _{I/O} /256 (From prescaler)						
	1	0	1		clk _{I/O} /1024 (From prescaler)						
	1	1	0		External clock source on T0 pin. Clock on falling edge						
	1	1	1		External clock source on T0 pin. Clock on rising edge						
Bit		7	6		5	4	3	2	1	0	
0x2	25 (0x45) FOC0A FOC0B			0B	-	-	WGM02	CS02	CS01	CS00	TCCR
Rea	d/Write	W	w w		R	R	R/W	R/W	R/W	R/W	
Initia	al Value	0	0 0		0	0	0	0	0	0	



Implement a scheduler that can execute a task every one second.



Example 2 (solution)

- Use Timer0 to count the time
 - Let's set Timer0 prescaler to 8
 - The time-out for the setting should be
 - 256*(clock period) = 256*8/(16 MHz)
 = 128 us
 - Namely, we can set the Timer0 overflow interrupt that is to occur every 128 us.
 - Note, Clk_{tos} = 1/16 MHz (obtained from the data sheet)
 - For one second, there are
 - 100000/128 = ~7812 interrupts
- In code,
 - Set Timer0 interrupt to occur every 128 microseconds
 - Use a counter to count to 7812 interrupts for counting 1 second
 - To observe the 1 second time period, toggle an LED every second.


; This program implements a timer that counts one second using

```
; Timer0 interrupt
```


```
.include "m2560def.inc"
.equ PATTERN = 0b11110000
.def temp = r16
def leds = r17
; The macro clears a word (2 bytes) in a memory
; the parameter @0 is the memory address for that word
.macro clear
        ldi YL, low(@0) ; load the memory address to Y
        ldi YH, high(@0)
        clr temp
        st Y+, temp
                            ; clear the two bytes at @0 in SRAM
        st Y, temp
.endmacro
                            ; contined
```













; continued						
Timer00VF:	; interrupt subroutine to Timer0					
in temp, SREG						
push temp	; Prologue starts.					
push YH	; Save all conflict registers in the prologue.					
push YL						
push r25						
push r24	; Prologue ends.					
	; Load the value of the temporary counter.					
lds r24, TempCou	unter					
lds r25, TempCou	Inter+1					
adiw r25:r24, 1	; Increase the temporary counter by one. ; continued					



```
cpi r24, low(7812) ; Check if (r25:r24) = 7812
ldi temp, high(7812) ; 7812 = 10<sup>6</sup>/128
cpc r25, temp
brne NotSecond
com leds
out PORTC, leds
clear TempCounter ; Reset the temporary counter.
; Load the value of the second counter.
lds r24, SecondCounter
lds r25, SecondCounter+1
adiw r25:r24, 1 ; Increase the second counter by one.
; continued
```



sts SecondCounter, r24 sts SecondCounter+1, r25 rjmp EndIF NotSecond: ; Store the new value of the temporary counter. sts TempCounter, r24 sts TempCounter+1, r25 EndIF: pop r24 ; Epilogue starts; pop r25 ; Restore all conflict registers from the stack. pop YL pop YH pop temp out SREG, temp reti ; Return from the interrupt. ; continued



main:

loop:

ldi leds, 0xFF out PORTC, leds ldi leds, PATTERN clear SecondCounter ldi temp, 0b0000000 out TCCR0A, temp ldi temp, 0b0000010 out TCCR0B, temp ; Prescaling value=8 ldi temp, 1<<TOIE0 ; = 128 microseconds</pre> sts TIMSK0, temp sei rjmp loop

- **clear TempCounter**; Initialize the temporary counter to 0
 - : Initialize the second counter to 0

- ; T/C0 interrupt enable
- ; Enable global interrupt
- ; loop forever

Reading Material



- Chapter 8: Interrupts and Real-Time Events. Microcontrollers and Microcomputers by Fredrick M. Cady.
- Mega2560 Data Sheet.
 - External Interrupts.
 - Timer0

Homework



 What do you need to do to set up an Timer0 Output Compare Match Interrupt?

Homework



2. Based on the Example 1 in this week lecture slides, implement a software interrupt such that when there is an overflow in the counter that counts the number of LED toggles, all LEDs are turned on.