## Basics of digital systems

Notes by Annie Guo

1

## Overview

- Basics of computing with digital systems
- Hardware fundamentals
- Logic gates
- Functional blocks
- Processor structures


## Logic gates

- Virtually all problems can be solved by digital circuits and systems
- The basic elements of digital circuits are logic gates
- Logic gates
- ideally have signals of two levels: high and low
- perform logic functions, such as NOT, AND, OR, NAND, NOR
- Logic gates can be represented by symbols and their functions can be described using truth tables.

3

| NOT, AND \& OR gates <br> Symbol <br> Truth Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| - NOT | $x-D o-z=\bar{x}$ | x | $\begin{array}{\|c\|} \hline z \\ \hline \\ \hline \\ \hline \end{array}$ | $X$ $Z$ <br> $\begin{array}{l}\text { low } \\ \text { high }\end{array}$ high <br> low  |
| - AND | $X=\square-Z=X \cdot Y$ | X  <br> 0  <br> 0 1 <br> 1 0 <br> 1 1 | $X \cdot Y$ <br> 0 <br> 0 <br> 0 <br> 0 <br> 1 | $X Y$ $X \cdot Y$ <br> low low low <br> low high  <br> high low  <br> high high low <br> high  |
| - OR |  | X <br> 0 <br> 0 <br> 0 <br> 1 <br> 1 | $X+Y$ <br> 0 <br> 1 <br> 1 <br> 1 | $X \quad Y$ $X+Y$ <br> low low low <br> low high  <br> high low  <br> high  <br> high high  <br> high  <br> high  |

NAND \& NOR gates

- NAND

Truth Table
- NOR
$Y=-2=\overline{X+Y}$

| $X$ | $Y$ | $\overline{X+Y}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

5

## XOR \& XNOR gates

XOR

Truth Table

$$
\begin{array}{|cc|c}
\hline X & Y & X \oplus Y \\
\hline 0 & 0 & 0 \\
0 & 1 & 1 \\
1 & 0 & 1 \\
1 & 1 & 0
\end{array}
$$

- XNOR


| $X$ | $Y$ | $\overline{X \oplus Y}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Functional blocks

- With basic logic gates we can build up different functional blocks such as
- Adders
- Multiplexers
- Decoders
- Latches
- Registers
- Counters

7

## Adders (1/3)

- One bit adder
- Truth table
- Logic function

Sum: $\quad S=A$ xor $B$
Carry: $\quad C=A B$

| $A$ | $B$ | $S$ | $C$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

- Digital circuit

- Symbol



## Adders (2/3)

- One bit adder with carry
- Called Full Adder
- Symbol

- Function
- Adding three 1-bit numbers

| $A$ | $B$ | $C_{\text {in }}$ | $S$ | $C_{\text {out }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

9

## Adders (3/3)

- n -bit adder
- Symbol

- Function
- Adding two n-bit numbers
- The result is n-bit sum and 1-bit carry


## Multiplexer

- Function:
- A multiplexer selects one input among multiple inputs and passes it to output.
- The selection is controlled by control signal $S_{n-1} \sim S_{0}$
- The symbol:


11

## Example

- 4:1 multiplexer

- Function:

When $S_{1} S_{0}=00, Y=D 0$
When $S_{1} S_{0}=01, Y=D 1$
When $S_{1} S_{0}=10, Y=D 2$
When $S_{1} S_{0}=11, Y=D 3$


13

## Decoder

- Function:
- A decoder converses an n-bit input code to an mbit output code
- $\mathrm{n} \leq \mathrm{m} \leq 2^{\mathrm{n}}$
- each valid input code word produces a unique output code
- Typical n-to-2 ${ }^{\text {n }}$ decoder
- One line of outputs represents a specified input combination
- The symbol:



## Example

- 3-to-8 register file address decoder

- Function:

| Address | Output |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 A1 A0 | B0 B1 | B2 | B3 B4 | B5 | B6 |  |
| 000 | 10 | 0 | 00 | 0 | 0 | 0 |
| 0001 | 01 | 0 | 00 | 0 | 0 | 0 |
| 010 | 00 | 1 | 00 | 0 | 0 | 0 |
| $\begin{array}{lll}0 & 1 & 1\end{array}$ | 00 | 0 | 10 | 0 | 0 | 0 |
| 100 | 00 | 0 | 01 | 0 | 0 | 0 |
| 101 | 00 | 0 | 00 | 1 | 0 | 0 |
| 110 | 00 | 0 | 00 | 0 | 1 | 0 |
| 111 | 00 | 0 | 00 | 0 | 0 | 1 |

15

## Multi-operation unit

- Perform 1-bit logic operations:
- AND, OR, XOR, NOT

(b) Function Table
(a) Logic Diagram

Constructed with functional components

## ALU

- Perform arithmetic and logic operations
- such as addition, subtraction, logic AND, Logic OR
- Symbol:
- A, B are operands, $S$ selects one of operations in ALU


17

## Example

| Operation selection S2 S1 S0 | Operation |
| :---: | :---: |
| 000 | Addition |
| 001 | Subtraction |
| 010 | AND |
| 011 | OR |
| 100 | XOR |
| 101 | NOT |
| 110 | Increment |
| 111 | Transfer |



19

## Latches and Flip Flops (1/3)

- A latch can store one bit information.
- Can be constructed in many ways.
- 2-NAND gate latch
- $R=0$, reset the latch
- $S=0$, set latch
- $S=R=1$, store the data



## Latches and Flip Flops (2/3)

- Clocked latch uses clock to control the latch operation
- When Clk=1,
- $S=1$, set the latch
- $S=1$, reset the latch
- $\mathrm{S}=\mathrm{R}=0$, store data
- When Clk=0,
- Data is retained


21

## Latches and Flip Flops (3/3)

- Flip Flops use clock edges to trigger the datastore operation.
- A very commonly used Flip Flop is D FF
- On the rising edge of clock, the input data $D$ is locked into the D flip flop


| $D$ | $Q(n+1)$ |
| :---: | :---: |
| 0 | 0 |
| 1 | 1 |

- Timing diagram



## Registers (1/3)

- A register is a collection of latches/FFs
- storing a vector of bit values
- symbol

| PC |  |
| :---: | :---: |


| 15 | 8 |
| :---: | :---: |
| $R(H)$ | 7 |

## Registers (2/3)

- 4-bit Parallel In Parallel Out (PIPO) registers.

The 4-bit input $I_{3} I_{2} I_{1} I_{0}$ is "loaded" (copied to the output $\mathbf{Q}_{3} \mathbf{Q}_{2} \mathbf{Q}_{1} \mathbf{Q}_{0}$ of the $\mathbf{D}$ FFs) on the rising clock edge, and that output is held until the next clock edge.


## Registers (3/3)

- 4-bit Serial In Parallel Out (PISO) registers.

On the clock edge, the output of each flipflop is passed to the next flip-flop in the chain. The input signal is fed serially (one bit at a time) into the first flip-flop. The flip-flop outputs are available in parallel


25

## Counters (1/2)

- A counter increases/decrease its value every clock cycle.


## Counters (2/2)

- 4-bit counter
- with a synchronous load
- an asynchronous clear
- counts through $0,1,2, \ldots, 15,0$


27

## Digital systems

- A digital system generally includes two parts:
- Datapath
- Performing a variety of operations on data from different sources
- Control unit
- Controlling the selection of the operation and data



## Example of datapath operations

| DA, AA, BA |  | MB |  | FS |  | MD |  | RW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | Code | Function | Code | Function | Code | Function | Code | Function | Code |
| $R 0$ | 000 | Register | 0 | $F=A$ | 00000 | Function | 0 | No write | 0 |
| $R 1$ | 001 | Constant | 1 | $F=A+1$ | 00001 | Data In | 1 | Write | 1 |
| $R 2$ | 010 |  |  | $F=A+B$ | 00010 |  |  |  |  |
| R3 | 011 |  |  | $F=A+\underline{B}+1$ | 00011 |  |  |  |  |
| R4 | 100 |  |  | $F=A+\bar{B} 1$ | 00100 |  |  |  |  |
| R5 | 101 |  |  | $F=A+\bar{B}+1$ | 00101 |  |  |  |  |
| R6 | 110 |  |  | $F=A-1$ | 00110 |  |  |  |  |
| $R 7$ | 111 |  |  | $F=A$ | 00111 |  |  |  |  |
|  |  |  |  | $F=A \wedge B$ | 01000 |  |  |  |  |
|  |  |  |  | $F=A \vee B$ | 01010 |  |  |  |  |
|  |  |  |  | $F=\underline{A} \oplus B$ | 01100 |  |  |  |  |
|  |  |  |  | $F=\bar{A}$ | 01110 |  |  |  |  |
|  |  |  |  | $F=B$ | 10000 |  |  |  |  |
|  |  |  |  | $F=\mathrm{sr} B$ | 10100 |  |  |  |  |
|  |  |  |  | $F=\mathrm{sl} B$ | 11000 |  |  |  |  |

K. Meno, "Logic and Computer Design Fundamentals"

## Control unit

- Control signals determine the operation of the datapath
- Where do the control signals come from?
- from control unit
- Control unit takes the instruction from instruction memory, together with the status values from datapath, to generate the control signals

31

## Some practical designs

- Tri-state buffer
- Has three output states
- High level signal (1) passed from the input
- Low level signal (0) passed from the input
- High impedance (Hi-Z)
- Disconnecting the input devices to the output devices
- Allows multiple logic gates to drive the same output (e.g, bus)


| EN | IN | OUT |
| ---: | ---: | ---: |
| 0 | $X$ | Hi-Z |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Some practical designs

- Open collector
- Act like one-way switch
- When it is "Open", no controlling operations


## Example



For comprehensive coverage of digital systems design, please take COMP3222

- Digital Circuits and Systems
- Offered in S2 each year


## Reading material

- Appendix B in Computer Organization and Design, The hardware/software interface.

