# **COMP2121: Microprocessors and** Interfacing

Caches

http://www.cse.unsw.edu.au/~cs2121 Lecturer: Hui Wu Term 2, 2019

1

1















# General Organisation of Caches (3/3)

- The main memory is partitioned into contiguous memory blocks such that each memory block exactly fits one cache line
- The tag serves as a unique identifier for a group of data. Because different memory blocks may be mapped into the same cache line, the tag is used to differentiate between them
- The valid bit indicates whether the data in a block is valid (1) or not (0).











# Direct Mapped Cache (5/5)

### Advantages

- This placement policy is power efficient as it needs only one comparator
- The placement policy and the replacement policy is simple
- It requires cheap hardware as only one tag needs to be checked at a time.

### Disadvantage

- It has lower cache hit rate, as there is only one cache line available in a set
- Every time a new memory is referenced to the same set, the cache line is replaced

15





























# <section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item>

