


DESN2000
(Computer Engineering)
2025 T2


GPIO in C without HAL

Hasindu Gamaarachchi



Memory Mapped I/O


Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



ARM Cortex-M microprocessors use memory-mapped I/O.


Memory Map of STM32F303RE

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C




GPIOA Memory Map

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C




GPIOA Output Data Register (ODR)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



GPIOA Output Data Register (ODR)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



GPIOA Output Data register (ODR)

from: STM32F303 reference manual

11.4.6 GPIO port output data register (GPIOx_ODR) (x = A to H)

Address offset: 0x14

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODR15	ODR14	ODR13	ODR12	ODR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODR5	ODR4	ODR3	ODR2	ODR1	ODR0
rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **ODR[15:0]**: Port output data I/O pin y (y = 15 to 0)


These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A..FA to H).

```
// to set bit
ODR |= (1 << 5);
// to reset bit
ODR &= ~(1 << 5);
```

GPIOA Mode Register (MODER)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



GPIOA Mode Register (MODER)

from: STM32F303 reference manual

11.4.1 GPIO port mode register (GPIOx_MODER) (x =A to H)

Address offset:0x00

Reset value: 0xA800 0000 for port A

Reset value: 0x0000 0280 for port B

Reset value: 0x0000 0000 for other ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODER15[1:0]		MODER14[1:0]		MODER13[1:0]		MODER12[1:0]		MODER11[1:0]		MODER10[1:0]		MODER9[1:0]		MODER8[1:0]	
rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODER7[1:0]		MODER6[1:0]		MODER5[1:0]		MODER4[1:0]		MODER3[1:0]		MODER2[1:0]		MODER1[1:0]		MODER0[1:0]	
rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW	rW

Bits 31:0 **MODER[15:0][1:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O mode.

00: Input mode (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode


Note: In STM32F303xB/xC and STM32F358x devices, bits 10 and 11 of GPIOF_MODER are reserved and must be kept at reset state.

```
//first clear bits in MODER
MODER &= ~(0b11 << 10);
```

```
// then set 0b01 to MODER
MODER |= (0b01 << 10);
```

GPIO Output Type Register (OTYPE)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



GPIO Output Type Register (OTYPE)

from: STM32F303 reference manual

11.4.2 GPIO port output type register (GPIOx_OTYPER) (x = A to H)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OT15	OT14	OT13	OT12	OT11	OT10	OT9	OT8	OT7	OT6	OT5	OT4	OT3	OT2	OT1	OT0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **OT[15:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain


// set 0 for push-pull
OTYPE &= ~(1 << 5);

Push-Pull vs Open Drain

- Push-pull
 - When set to 1, push to the power supply voltage
 - When set to 0, pull to the ground
 - This is used for lighting an LED
- Open-drain
 - When set to 0, ground (drain current from external circuit)
 - When set to 1, floating (high-impedance state)

GPIOA port pull-up/pull-down register (PUPDR)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



GPIOA port pull-up/pull-down register (PUPDR)

from: STM32F303 reference manual

11.4.4 GPIO port pull-up/pull-down register (GPIOx_PUPDR) (x = A to H)

Address offset: 0x0C

Reset value: 0x6400 0000 (for port A)

Reset value: 0x0000 0100 (for port B)

Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDR15[1:0]		PUPDR14[1:0]		PUPDR13[1:0]		PUPDR12[1:0]		PUPDR11[1:0]		PUPDR10[1:0]		PUPDR9[1:0]		PUPDR8[1:0]	
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDR7[1:0]		PUPDR6[1:0]		PUPDR5[1:0]		PUPDR4[1:0]		PUPDR3[1:0]		PUPDR2[1:0]		PUPDR1[1:0]		PUPDR0[1:0]	
r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

Bits 31:0 **PUPDR[15:0][1:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O pull-up or pull-down

00: No pull-up, pull-down

01: Pull-up


10: Pull-down

11: Reserved

PUPDR &= ~(0b11 << 10); //clear bits

GPIO port output speed register (OSPEEDR)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



GPIO port output speed register (OSPEEDR)

from: STM32F303 reference manual

11.4.3 GPIO port output speed register (GPIOx_OSPEEDR) (x = A to H)

Address offset: 0x08

Reset value: 0x0C00 0000 (for port A)

Reset value: 0x0000 00C0 (for port B)

Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
OSPEEDR15 [1:0]		OSPEEDR14 [1:0]		OSPEEDR13 [1:0]		OSPEEDR12 [1:0]		OSPEEDR11 [1:0]		OSPEEDR10 [1:0]		OSPEEDR9 [1:0]		OSPEEDR8 [1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OSPEEDR7 [1:0]		OSPEEDR6 [1:0]		OSPEEDR5 [1:0]		OSPEEDR4 [1:0]		OSPEEDR3 [1:0]		OSPEEDR2 [1:0]		OSPEEDR1 [1:0]		OSPEEDR0 [1:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 **OSPEEDR[15:0][1:0]**: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output speed.

x0: Low speed

01: Medium speed

11: High speed

Note: Refer to the device datasheet for the frequency specifications and the power supply and load conditions for each speed..


//clear bits

OSPEEDR &= ~(0b11 << 10);

Output Speed


adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

- Output Speed:
 - Speed of rising and falling
 - Four speeds: Low, Medium, High
- Tradeoff
 - Higher GPIO speed increases EMI noise and power consumption
 - Configure based on peripheral speed
 - Low speed for toggling LEDs
 - High speed for SPI



Input Data Register (IDR)

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C



Input Data Register (IDR)

from: STM32F303 reference manual

11.4.5 GPIO port input data register (GPIOx_IDR) (x = A to H)

Address offset: 0x10

Reset value: 0x0000 XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDR5	IDR4	IDR3	IDR2	IDR1	IDR0
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 **IDR[15:0]**: Port x input data I/O pin y (y = 15 to 0)

These bits are read-only. They contain the input value of the corresponding I/O port.

Reset and Clock Control

from: STM32F303 reference manual

- GPIO Peripheral clocks are disabled by default to save power
- We must first enable it

RCC_AHBENR is located at 0x40021014

9.4.6 AHB peripheral clock enable register (RCC_AHBENR)

Address offset: 0x14

Reset value: 0x0000 0014

Access: no wait state, word, half-word and byte access

Note: When the peripheral clock is not active, the peripheral register values may not be readable by software and the returned value is always 0x0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	ADC34 EN	ADC12EN	Res.	Res.	Res.	TSCEN	GPIO G EN ⁽¹⁾	GPIOF EN	GPIOE EN	GIOD EN	GPIOC EN	GPIOB EN	GPIOA EN	GPIOH EN ⁽¹⁾
		rw	rw				rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	CRC EN	FMC EN ⁽¹⁾	FLITF EN	Res.	SRAM EN	DMA2 EN	DMA1 EN
									rw	rw	rw		rw	rw	rw

1. Only on STM32F303xDxE.

Bit 20 **GIODEN**: I/O port D clock enable

Set and cleared by software.

0: I/O port D clock disabled

1: I/O port D clock enabled

Bit 19 **GPIOCEN**: I/O port C clock enable

Set and cleared by software.

0: I/O port C clock disabled

1: I/O port C clock enabled

Bit 18 **GPIOBEN**: I/O port B clock enable

Set and cleared by software.

0: I/O port B clock disabled

1: I/O port B clock enabled

Bit 17 **GPIOAEN**: I/O port A clock enable

Set and cleared by software.

0: I/O port A clock disabled

1: I/O port A clock enabled

Bit 16 **GPIOHEN**: IO port H clock enable. (Only on STM32F303xDxE)

Set and cleared by software.

0: IO port H clock disabled

1: IO port H clock enabled

Using a Struct

Figure adapted from: Yifeng Zhu, Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C

0x4800002C	ASCR
0x48000028	BRR
0x48000024	AFR[1]
0x48000020	AFR[0]
0x4800001C	LCKR
0x48000018	BSRR
0x48000014	ODR
0x48000010	IDR
0x4800000C	PUPDR
0x48000008	OSPEEDR
0x48000004	OTYPER
0x48000000	MODER

```
typedef struct {  
    volatile uint32_t MODER;    // Mode register  
    volatile uint32_t OTYPER;   // Output type register  
    volatile uint32_t OSPEEDR;  // Output speed register  
    volatile uint32_t PUPDR;    // Pull-up/pull-down register  
    volatile uint32_t IDR;      // Input data register  
    volatile uint32_t ODR;      // Output data register  
    volatile uint32_t BSRR;     // Bit set/reset register  
    volatile uint32_t LCKR;     // Configuration lock register  
    volatile uint32_t AFR[2];   // Alternate function registers  
    volatile uint32_t BRR;      // Bit Reset register  
    volatile uint32_t ASCR;     // Analog switch control register  
} my_GPIO_type;  
  
// Casting memory address to a pointer  
#define PORTA ((my_GPIO_type *) 0x48000000)
```

PORTA->ODR |= 1<<5;